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Abstract
In the recent y-ears, rcv-ersible logic has emerged as a promising technologt having its applications in low power CMOS,quantum compirting narrctechnolog| and opical computing. ThJchssical it otgal su"t L aNo, OR, and ExoR arc not
reversible. This paper proposes a new 4 * 4 reversible gate called 'TSG- g"t.. Ii" proposed gate is used to design efficibnt
{lerunits. The most significant aspect of the proposed gate is that it can work singly as a revirsible full adder i.e reversiblefull adder Tl nol be implemented with a singte gate onty. The proposcd gate is tlen used to design reversible frpple carry
and carry skip adden. It is demonstrated that the adder architechues desigred using the proposed late are much *tter and
opimized, cornpared to th€ir existilS counterparB in literature; in terms olnumber of ret"oiUI" gies and garbage outputs.
Result of sinulated circuit shown in this paper. Thug this p4er provides the initial thre*rold to-building o]*oi. complex
system which can execut€ more complicated operations using reversiblelogic. 
.
Keyword : adder, r*usible,TSG gaes,crry
l. Introduction
Researchers like Landauer have shown that for
irreversible logrc computations, each bit of
information los! generates kTlog2 joules of heat
enerry, where k is Boltzrnann's constant and T the
absolute temperature at which computation is
perforrred [2\ Bennett showed that kThO energ,
dissipation would not occur, if a computation is
carried out in a reversible lvay [2,] since the am.ount
of energr dissipated in a systern bears a direct
relationship to the number of bits erased during
'-bonrputation. Reversible circuits are thqse circuG
that do not lme information- Revenible computation
in a qystem can bi performed only when the system
comprises of reversible gates. These circuits can
ggnerate unique output vector from each input
vector, and vice versa--. In the reversible circuits,
there is a one-to-one mapping between input aod
output vectors- Bennett's theorem [2] about heat
dissipation is only a necessary and not sufficient
conditio4 but its exterre importance lies inthe ftct
that every firtme teehnologl will have to use
revenible gate$ to reduce power. As the Moore's
law continues to hold, the processing powef doubhs
every lt months The cunent . ineversible
technobgies will dissipate a lot of heit and can
reduce the life of the circuit. The revenible logic
operations d9 not erase Qose) inforrnaion and
dissipate very less heat. Thus, r€versile logic is
tikely to be in demand in high speed power aware
circuits. Reversible circuits are of hig! interest in
low-power CMOS &tigr, optical computing
nanotechnologr and quantum comptrting The rnost
prominent application of reversible logic lies in
quantum computers- A quannrm computer will be
viewed as a quantum network (or a family of
quantum networks) composed of quantum logic
gates; erch gate performing an 
-elementary unitary
operation on one, two or more two-state quantum
systems called qubits- Each qubit represents an
elementary unit of inforrration; corresponding to the
classical bit values 0 and l. Any unitary operation is
reversible hence quantum networks effecting
ekmentary arithmetic operations such as addition,
multiplication and exponentiation cannot be directly
deduced from their classical Boolean counterparts
(classirzl logic gates such as AND or OR are clearly
ineversible).Thus, Quantum Arithmetic must be
built from revenible logical components [14].
One of the main constraints in revenible logic
is to minimize the number of reversible gates used
and garbage o$put produced. Garbage output refers
to the output that is not used for further
computations. ln other words, it is not used as a
primary output or as an input to other gate. [n-
literahre, there are a number of existlqgrevenible
gates srich as Fredkin gate[3,13,1],Toffoli.
Gate[3,13] and New Gate-ulJ. In this paper, the
focus is on the proposal ofnew reversible 4*4 TSG
gate. The proposed TSG gate is used to design
opimized adder architectures like ripple carry adder
and carry skip adder. It has been proved that the
adder architectures using the proposed TSG gate are
better than tlre existing one in literanne; in terms of
number of reversible gates and garbage outprts.
Thug the paper provides the initial threshold to build
more complex systems which can which can execute
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ff i|"lTj'j"jlgrp"T{*r.|hrreversibtecircuits
::':E""q ano proposed here form ,t 
" 
i*i, of the,r,LU ora primitive quantum cpUizi,gtl."
2. Propmed 4i4Reversible Gate
^^,,-+ $s nanea a-itone through reversibte gatecalled TS gate ,.TSG,
reversibre.:"A ;;;.,.:- ffiffi'.* T; r',".*fi:
i:q,litfffi il,L#* ;:#;.:h* *n :ithe hput pattgm correspo.nding 
" " 
p*lr"i*"*,p",pattern can be uniouely_a","#r"al*fi" i.**oTSG gate can imptement.ar g-ooh; dJ#ri., 
"ig.,]-to*: the imptement{ior ;r.n-i+iiii*i, i* *
I?l_g"lion. rig. 2 and Fig. 4 show-s trrexnplementation of- the p-roposed fut .rNOi 
_aNORfunctionrespectively. * "vr
Figure 3. proposed TSG Gate as XOR Gate
No. of
gates
No. off
garbaqe 
^rrfnrrfhoposed Circuit I 2
,F#sting Circuittel 3 3
Exntng Circuit
[7,87
3 2
Existing Circuit f9l 5 5
Figure 4. hoposed TSG Gate as NORGate
A number of rev_ersible ful adders wereplry:.! in [4,s,6,10,1U. Tte,";;;b;;i uaA",circuit in U4t requires ;,";";;ilffi"eaies (trvo3*3.new sat€ and 
"* 
2;2-;;;;il"rjl"l 
_oproduces three earbage outputs. The reversible firlladder^circuit in 1a,s1 -requir;, tl,r;;;r;#iil ruru"lone 3*3 new gate- r?:i r"r''t Eili"ilr1'..Hfj'fff f ill:outputs. Tbe desipn in tl0l iequires- nue-reiersiUte
Te ga:e..and eroauC". nu"i*Lug" o"utplutr- rr,"proposed tult adder using Tfd inTig.l'lqui.*
onl5l one reversibleplqduces,ry;;;;b:f 
"[*q".1i:,""r::P,#fder degier in Fig. s *i"g rsC-g"i"-i-*i* ,r,*the previous Rrlliaaer des:gx 
"Flo,r,u],i,irf. 
"
compa.rative resuft is shown in Table 2' '- '--,'
Table 2- Comparative Result of Different FullAdder Circuit
Table l. Truth table ofthe propsed TSG Gate
P:A
Q:A'C'+F
R: (A C@_BIpD-
S: (A'C@B')F(A'C@B')
Figurel. Proposed Reversible TSG Gate
Figure 2. proposed TSG Gate as NOT Gate
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3. Applicationandsimulation of proposed TSGGate.
1".^it$n*"_ne apptir:ation of the proposed TSGgate, two different tvDe-s o.f add"o _,ijjfu 
"urry "ooc.arry skip adders 
"i" 
a"rig,"a.'i, r,#"##provedthat the_ adders circuit. airrn 
"ring *"-pr"p*rO
::f*T the most optimzed one compiiled to rheir -exntmg countetparts in literature.
3.1. Ripple Carry Adder
The full adder is the basic building block in theripple carry adde.r. The- tufl adderlicuil-,rring tn"proposed TSG gate is shown in fig. e--Till'ripptecarry adder is obtained by cascadini n" niiuaO"r"
a.
A B c D
0 0 0 0
0 0 0 I
0 0 I 0
0 0 I I
0 I 0 0
0 t 0 I
0 I I 0
0 I I I
I 0 0 0
I 0 0 I
I 0 I 0
I 0 I I
I I 0 0
I I 0
I I I 0
I I I I
b. TSG
P a R
_s0 0 0 0
0 0 I 0
0 I I I
0 I 0 0
0 I I 0
0 I 0 I
0 0 0 I
0 0 I I
I I I 0
I 0 I
I I T I
I I 0 0
I 0 0 I
I 0 I I
I 0 0 0
I 0 I 0
in series: The output expressions for a ripple carry
adderare: Si=AOEBCi;
Ci+l=(AoB).CbAB, (i=O, I2-...)
r3t30 t tDo r t l to romo
st 6ap s2 c2r(a sl ClCo solEpo
Figure 6. Ripple Carry Adder using the proposed
TSG Gate
It can be infened, from the Fig. 6 thit for N
bit addition; the proposed ripple- carrl''-bdden
architecture usbs only, N reversible gates and
prodrces only 2N garbage outputs. There also exists
previously proposed ripple carry adders in the
llterahre, But, the ripple carry adder using our
proposed TSG gate is the most optimized one.
Table 3 shows the result that compares the proposed
ripple carry adder using TSG gate, with the existing
ftll adders of [4,5,6,10,11J. It is observed that the
proposed clrcuit is better than the existing circirits;
both in ntuirber of reversible gates and garbage
ortprrts.
Table3. Comparative result of different ripple carry
adder circuits
No. of
sates
No.off
sarbase outout
Proposed Circuit N 2N
Existinc Circuitt6l 3N 3N
Existing Circuit
I7-81
3N 2N
Existins Circuit I9l
-5N 5N
32.Carry skip Adder
In the carry skip adder, delay is reduced due to
the cary computation. In the full adder operation, if
either input is a logical one, the cell will propagate
the carry input to its carry outpuL Hence, the ith full
adder carry input Ci rvill propagala to its carry
otilput, Ci+l, when Pi={bYi; In addition, the
muhiple full adders, making a block can generate a
"bloclC' propagate signal P to detour ftre incoming
carry around to the block's carry ouQut signal. Fig.
7 shows a four bit carry skip adder block. It is
quick$ determined by each bloch that whether the
block's carry input is propagated to its cary ouput.
Ifthe block propagate P is one, the block carry input
Cin.is propagated as the bleck carqr ourtput Cout.
An A}.ID gate is used to generate a block propagate
signal P. Fig. 9 slrows the proposed carry skip
compatibh Full adder constructed with TSG gate.
Figrge 7. Four-bit skip adder blwk
r . i - - - , r , - | . - f - l -F---r  . . - - - - - {
- 
#?"
Figure 8. Result of one bit full ad&r simulation.
B:P (propagate)
AtD-Bescir:Srm(agg)-cineeB:cout
Figure 9. Full adder circuit (with propagate)
using TSG Gate
The conventional skip block in Fig. 7 uses the
AND.OR gate cornbination- Fig. 9 shows the block
diagram of the carry skip adder block constructed
with TSG gates and Fredkin gates (FG) The three
FGs in the middle of Fig. l0 are used to perform
the AND,I operation. This will generate the block
propagate signal P. The single FG in the left side of
Fig. lOperforms the ANDOR furrction to create the
carry skip logic and generate the block carry out
signal Cout. Intlre proposed carry Skip adder, the FG
propagates theblock's carry- input to the next block if
the block propagate sigrral P is one; otherwise, the
most sigrificant full adder carry C4 isprofigated to 
-
the next block. The traditional carry skip ANDOR
logic in Fig. 7 and the carry skip logic in Fig. l0 do
not hav_e the equivalent fiuth Tables but itmust be
noted that the Fredkin carDf skip logic
muefaithfult5r adheres to the spiril of carry skip
addition by propagating the correct value of Cin to
Cout The FG carryskip logic in Fig. l0 can lead to
improve carry propagation when the biock carry
propagate signal P is one. When P is one, the block
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carry input Cin must propagate to the next block,
independent ofthe result ofthe carry C4 created by
the full adders within the block. When P:0, the
traditional AND-OR carry skip logic in Fig. l0
must account for sending C4 , it does not perform its
carry skip operatioi efficiently..The Fredkin carry
skip'logic rr Fig. 10 passes Cin to Cout whenever
P-1, regardless of C4. The savings in time can be
quite significant as block sizes increases. The
prop,osed N bit carry skip adder requires N TSG
gates for irnplementation of ripple carry adder.
Further, the N input AND gate will require N-l FGs-
Thus the total gates required in proposed N bit carry
save.'adder is 2N. Table 4 shows the comparative
results ofreversible carry skip adders.
Table 4. Comparative results of diiferent reversible
carry skip adder circuits
No. of
sates
No. off
sarbase outDut
Proposed Circuit 2N 3N
Existins Circuit [91 6N l2N
Desigrr of efficient adder circuits shown as follows :
Figure 10. Four bit carry skip adder block using
proposed TSG and Fredkin (F) gates.
:  
t '3 
.  . ,  . , .  , : . .  .  : r - . : : : : j :1.  . j . . . . t ' . ,  |  . . ; : :?. . , : , . . . : :  r , . i : .  ,  : , ,  ; . : , - :  lbwu
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Figure l0b- Result of TSG2 simulated
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Figure lOc. Result of TSG3 simulated
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Figure l0e. Result of propagation simulatied
4- Conclusions
The focus of this paper is the proposal of new
reversible 4*4 TSG gate. The proposed TSG gate is
being used to design optimized . architedtures of
ripple carry and carry skip adders- It is proved that
the adder architectures using the proposed TSG gate
t 
ct stt
Figure l0d. Result of TSG4 simulated
Figure l0a- Result ofTSGl Simulated
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are better than the existing counterparts in literature,
in terms of number of reversible gates and garbage
outputs. All the proposed architectures are analyzed
in terms of technology independent
implementations. The technology independent
analysis is necessary since quantum or optical logic
implementations are not available. There are a
number of significant applications of reversible
logics such urs low power CMOS, quantum
computing, nanotechnology, and optical computing
and the proposed TSG gate and eflicient adder
architectwes are one of the contributions to
reversible logic. The proposed circuit can be used to
design large reversible systems. In a nutshell, the
advent of reversible logic will qignificantly
contribute in reducing the power consurruplion. Thus,
the paper provides the initial threshold to build more
complex systems which can which can execute more
complicated operations. The reversible circuits
desigrred and proposed here form the basis of the
ALU of aprimitive quantum CPU.
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